RFQ/BOM 0 Anmelden / Registrieren

Wähle deinen Standort

Benutzerbild

The noise problem of MAX660ESA chip.

Hardware design
Juli 02, 2020 by Pamela 513

In the actual application circuit, this chip will produce obvious noise. The capacitance can be reduced by adjusting the capacitance between CAP+ and CAP-, but the voltage will also change with the capacitance. Q: Is there any suitable way to eliminate the noise.

Alle Kommentare

user image

Marquis Veröffentlicht am July 2, 2020

You can try a resistor in parallel.

0
user image

Ciaran Veröffentlicht am July 2, 2020

Sensitive to power supply ripple, no solution for common solutions, increase the power supply voltage to 5.5V, and then add low dropout LDO to output 5V.

0
user image

Gillian Veröffentlicht am July 2, 2020

Try to improve the resistance of 2 feet and 4 feet with the ground.

0

Schreiben Sie eine Antwort

Sie müssen sich anmelden, um antworten zu können. Anmelden | Registrieren